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The goal of this paper is to outline a general-purpose scalable implementation of Shor’s period-
finding algorithm using fundamental quantum gates, and to act as a blueprint for linear optical
implementations of Shor’s algorithm for both general and specific values of N . This offers a broader
view of a problem often overlooked in favour of compiled versions of the algorithm.
2I. INTRODUCTION
The superiority of quantum computers over classical computers for problems with solutions based
on quantum Fourier transform, as well as database search and quantum simulations continue to
attract attention. There are many approaches proposed for building scalable quantum comput-
ers or achieving long-distance and high data-rate quantum communications. Major model physical
systems include nuclear magnetic resonance, ion trap, neutral atom, cavity QED, solid state, super-
conducting, and optical approaches. All of these have their own advantages, but unfortunately, also
their own drawbacks. None of them on its own is shown to be self-sufficient to build a large-scale
practical quantum computer or quantum networks.
Quantum photonic integrated circuits, based on semiconductor technology and compatibility
with existing microelectronics infrastructure, have been recently envisioned as the route to utiliz-
able quantum information technologies enabling robust and compact quantum circuit boards and
processors of the next generation computers and networking devices [1–7]. However, thousands
of stable, interconnected interferometers with low-loss and high performance components are un-
avoidable for the implementation of practical large-scale quantum algorithms, since quantum error
correcting codes are not very helpful at that large scale [2, 6]. Therefore, bulky optical experiments
with only several photons have already started to move toward stable, miniaturized integrated
quantum circuits with many logic gates like at the heart of classical computers [1, 2, 6, 7].
Silica-on-silicon waveguides [8–14], silicon-on insulator waveguides [15–18], GaN-on-sapphire
waveguides [19], direct laser writing [10, 14, 20–25], and standard lithography techniques [8, 9, 12,
13, 15–19] were chosen as underlying technologies for the implementations of quantum photonic
integrated circuits. Non-classical interference of photon pairs in integrated optical circuits using a
phase controlled Mach-Zehnder interferometer [10], directional coupler [8, 15], and integrated two
four-wave mixing waveguide sources in a phase controlled interferometer [17] was shown. In 2008,
Politi, et al. [8] demonstrated integrated optical controlled-NOT gate and path-entanglement. The
group later implemented Shor’s quantum algorithm on a photonic chip to factorize 15 [9], heralded
path-entangled NOON states up to four photons for high precision quantum metrology [11], re-
configurable photonic circuits for the generation and manipulation of entangled states [12, 18, 26],
and manipulation of externally generated single photons [13]. Sansoni, et al. [21] reported the
realization of a directional coupler functioning as a beam splitter for polarization qubits. This work
was then extended to demonstrate the first integrated photonic controlled-NOT gate for polariza-
tion qubits [22]. Corrielli, et al. showed the capability of performing arbitrary transformations on
polarization qubits in an integrated waveguide circuit [25]. Implementations of quantum walk using
integrated photonic waveguides were proposed for potential applications in quantum simulations
[20, 23]. Single photon detectors with 20% efficiency [27] and photon-number-resolving detectors
with 24% efficiency [28] using superconducting nanowires on GaAs ridge waveguides and single-
mode waveguide photon-number-resolving detector with 40% efficiency [14] were shown at telecom
wavelengths for photonic quantum circuits. Najafi, et al. [29] demonstrated on-chip detection of
externally generated entangled photons by integrating multiple superconducting nanowire single
photon detectors. Mower and Englund proposed a theoretical protocol for on-demand generation
of single and entangled photons on a silicon photonic integrated chip using a time-multiplexed
spontaneous parametric down conversion element [30]. In 2013, Spring, et al. showed the first
single photon source on a silica photonic chip based on spontaneous four wave mixing with a
heralding efficiency of 40% [24]. Spatial multiplexing of heralded single photon sources on mono-
lithic silicon chip using spontaneous four wave mixing in photonic crystal waveguides was proposed
to increase the heralded photon rate [16]. Matsuda, et al. [31] reported generation and demulti-
plexing of photon pairs on a silicon-silica monolithic waveguide platform. Based on type II-phase
3matched spontaneous parametric down-conversion processes, experimental polarization entangled
post-selection free photon source [32] and theoretical hyperentangled photon pair generation [33]
were shown. Takesue, et al. [34] reported an on-chip single-photon buffering for 150ps based on
coupled resonator optical waveguides consisting of high-Q photonic crystal cavities. Mouradian,
et al. [35] demonstrated quantum memories with 120µs spin coherence times based on nitrogen-
vacancy centers in a photonic circuit. Metcalf, et al. [36] have very recently reported the first
experimental demonstration of quantum teleportation on a reconfigurable integrated photonic chip
which performs entanglement preparation, Bell-state analysis, and quantum state tomography,
similar to the quantum photonic crystal integrated circuits that we envisioned in 2007 [3, 4]. Li,
et al. [37] have proposed an experimental calibration method for quantum photonic integrated
circuits that are becoming increasingly complex. Tezak, et al. [38] proposed a quantum hardware
description language to facilitate the analysis, design, and simulation of complex photonic circuits.
Despite all the promising developments above in theory and experiments, desired level of progress
in realization of quantum circuits and algorithms has not been yet achieved. It is essential to
explore large-scale integration of high quality single and entangled photon sources on demand, long-
lived quantum memories, high-efficiency single photon detectors, reconfigurable implementations of
quantum logic gates and protocols.
Here, we construct a general implementation of Shor’s algorithm for any appropriate n-bit number
using quantum logic gates, which can then be easily translated into quantum photonic integrated
circuits based on directional couplers, interferometers, single-photon sources, detectors, and other
integrated optical devices. This general representation of Shor’s algorithm, as a model, in the phys-
ical layer can provide a simple recipe for both experimentalists and theorists toward large-scale
practical implementations and help foresee the technological and fundamental limits of photonic
integrated circuit approach to determine and focus on the most important experimental and theo-
retical requirements and aspects that are often overlooked.
Shor’s quantum factorization algorithm provides a means to easily factor integers that are the
product of two primes. Such numbers, and the difficulty of factorizing them, provide the basis
of the common RSA encryption algorithm; a polynomial-time factorization method would greatly
impact the effectiveness of this algorithm, with significant influence on the development of software,
particularly when dealing with Internet security.
In section II, we introduce the basic design of Shor’s period-finding quantum circuit and its
component modules. In section III, we begin developing basic arithmetic operations on qubit
registers; these are used in section IV to build low-level modular operations. Section V uses this
block to build the operations necessary to perform modular arithmetic, while section VI details the
use of these block to produce the modular exponentiation module needed by Shor’s period-finding
circuit. We conclude in section VII.
Unless otherwise stated, we assume that upper-case variables (A, B) are n- bit numbers stored
in n+1-bit registers (the top bit is always a 0, to have room for addition/multiplication by 2), and
lower-case variables are single bits. A lower-case variable with a subscript indicates a specific bit
of a number, indexed from zero; for example, a2 is the third bit of A.
II. SHOR’S FACTORIZATION ALGORITHM AND ITS QUANTUM CIRCUIT
REPRESENTATION
Shor’s factorization algorithm contains both classical and quantum processes. The only section
of the algorithm considered to be non-classical consists of a quantum circuit designed to find the
period of a modular exponentiation function. This circuit can be further broken down into three
4modules. The complete quantum circuit is depicted below, using three black boxes:
0
AY%N
0
1 AY %N
N N
A A2
n
%N
0 Hn+1 Y Y QFT−1
(1.) (2.) (3.)
There are two numeric inputs to the circuit: N , the number to be factored, and A, some number
coprime to N chosen in the classical portion of the algorithm. All of the qubit registers are n+1-bits,
where n is the number of bits needed to represent N ; that is, n = ⌊log2 N⌋+ 1.
The first module is a Hadamard transform. Each qubit in the first register is subjected to a
Hadamard gate. Since this register is initialized to zero, the first register is then in a superposition
over all states. The number of gates required for this module scales linearly as the number of qubits
increases.
The second module takes three values, N , A, and Y , and returns AY%N where % denotes the
modulo operator. It also requires a number of ancillary qubits beyond those listed, on the order
of n2. Note that the A2
n
%N ancillary result comes only from known values and those from the
classical portion of the process, and the 0 register and N registers do not change, so they can be
reclaimed for other uses after the algorithm is finished.
The third module is an inverse quantum fourier transform, or inverse QFT. A general form for
this component is well-known, and the number of gates scales quadratically with n.
Current efforts at realizing Shor’s algorithm using photonic gates has focused on proof-of-concept
methods for specific values, such as 15 [9] or 21[39]. While the first and third modules are well-
known and easily constructed, the modular exponentiation algorithm is more difficult to construct
for a general case. Many experimental attempts to realise Shor’s Algorithm rely on a version of
this process optimised for specific constants, as in [40]. These “compiled” circuits, while useful for
experimental purposes, are restricted to a small subset of A and N values, and often obfuscate
the nature of the modular exponentiation component. We will focus on creating the modular
exponentiation component for a general case from elementary gates in a way that is accessible to
experimentalists.
III. BASIC ARITHMETIC BLOCKS
A. CDKM Adder [+]
The Cuccaro-Draper-Kutin-Moulton (CDKM) adder is a two’s complement reversible ripple-carry
adder that uses no ancillary qubits (counting the carry bit as part of the output) [41]. It acts as
the basis of many of the blocks we describe later, and itself consists of two blocks: majority and
unmajority-and-sum. Several optimisations for the design have emerged [42], but we will be focused
on the simplest implementation.
51. Majority [MAJ ]
The majority block computes ci ⊕ ai, ai ⊕ bi, and ci+1 from ci, ai, and bi, where ci is the ith
carry value, ai is the ith bit of A, and bi is the ith bit of B. The majority block is implemented
using elemetary gates:
ci • ci ⊕ ai
bi • ai ⊕ bi
ai • • ci+1
2. Unmajority and Sum [UMS]
The unmajority-and-sum block computes ci, si, and ai from ci ⊕ ai, ai ⊕ bi, and ci+1; that is,
from the outputs of the corresponding majority block.
ci ⊕ ai • • ci
ai ⊕ bi • si
ci+1 • ai
[41] offers an alternative version of the UMS block; for ease of implementing the controlled adder,
we have selected the simpler implementation.
3. The Complete Adder
A pair of these blocks is needed for each bit to be added; for example, a CDKM adder adding
three bits of input would be
0
MAJ UMS
0
b0 s0
a0
MAJ UMS
a0
b1 s1
a1
MAJ UMS
a1
b2 s2
a2 • a2
0 c
where c denotes the carry bit of the sum. The carry bit is omitted in many of our uses of the
CDKM adder; as one of the addends is preserved, no information is destroyed by not passing on a
carry bit.
6B. Controlled CDKM Adder [+C ]
A cursory examination of the MAJ and UMS blocks reveals the means to make a controlled
CDKM adder: placing the blocks side-by-side gives
ci • • • ci
bi • • si
ai • • • ai
Consider the following modification:
ci • • • ci
bi • • si
ai • • • ai
x • • x
If bit x is high, the gates behave as usual; otherwise, the Toffoli gates do nothing, leaving the
central gates to cancel each other out. This disables a single pair of MAJ/UMJ blocks; hooking the
control bit x to every other pair will similarly disable the entire adder [40]. Calling the modified
blocks CMJ and CUS, the controlled CDKM adder is then
0
CMJ CUS
0
b0 s0
a0
CMJ CUS
a0
b1 s1
a1
CMJ CUS
a1
b2 s2
a2 • a2
0 c
x • • • • • • x
The output of this gate is
B
+C
B +Ax
A A
x • x
C. Alternative Addition Blocks
The CDKM adder presented above is the most intuitive implementation of a quantum adder, but
it is not necessarily the best when used in an actual implementation. Each MAJ and UMS block
7uses three quantum gates, which means 6n gates are needed for an n-bit adder, and each result
relies on the previous to be computed, so result takes a long time to compute.
Thomsen and Axelsen[42] offer an optimisation of the ripple-carry adder that divides a task of ck
bits into c independent k-bit adders, which are then combined to give the result in a total ofO (c+ k)
time. The Thomsen-Axelsen adder, while offering a substantial speedup over a ck-bit CDKM adder,
uses substantially more gates: the hardware cost of the Thomsen-Axelsen adder is O (n
√
n), while
the CKDM adder is linear. The improvement in runtime is greater asymptotically than the increase
in hardware cost, so substituting the Thomsen-Axelsen adder should for large n offer an overall
improvement, but the higher hardware cost could prove prohibitive for implementations where the
expense of added hardware outweighs the need for fast calculations.
Draper, Kutin, Rains, and Svore[43] propose a carry-lookahead adder which runs in O (logn)
time, but requires O (n) ancillary qubits. The additional qubit cost substantially increases the
overhead qubits required for modular exponentiation.
Zalka uses parallelised addition in [44] to achieve a reduction of depth of modular exponentiation
from n3 to n2, while remaining in O
(
n3
)
gates and O (n) qubits. We do not consider parallelisation
of Shor’s algorithm extensively in this paper, as it complicates circuit design, but in a physical
implementation the change to a parallel adder can be advantageous.
D. CDKM Subtractor [−]
As it is simply a two’s-complement adder, it is simple to adapt a CDKM adder into a CDKM
subtractor. The NOT gate is an inherently reversible operation; as we know our inputs will be
n-bit positive integers, the last bit will always be 0, and thus there is no need for an ancillary carry
bit to add 1. A reversible, n + 1-bit “add one” block for n-bit integers is simply a CDKM adder
that substitutes 1 for A:
B
+
B + 1
1 1
This requires an entire additional n + 1-bit register, which is inefficient; however, we can note
that the values of this register are constant across all implementations, and as such can determine
the inputs of the MAJ gates. The lowest-order bit has 1 added and a fixed initial carry of 0, giving
0 • 1⊕ 0
b0 • b0 ⊕ 1
1 • • c1
which is equivalent to
0 1
b0 • ¬b0
1 b0
8The subtract one block is similar, but with the other register initialised to -1 rather than 1. The
number of gates cannot be reduced as easily as with the +1 gate, since all it does is replace CNOT
with NOT in the MAJ block.
Combining these with an n+ 1-bit CDKM adder gives an n+ 1-bit CDKM subtractor:
A
+
A−B
B +1 −1 B
1. Controlled CDKM Subtractor [−C ]
Creating a controlled subtractor can be accomplished by modifying the regular subtractor: replace
each of the components with a controlled equivalent. Controlled NOT is an elementary gate, while
the +1 block can be replaced by an ordinary CDKM adder[41]:
A
+C
A−Bx
B
+
B
x • • x
Note that while the +1 block can be manipulated due to not assuming the value of the first bit,
the -1 block must be changed into a controlled version directly.
E. CDKM Greater-Equal Comparator [≥]
To determine if a ≥ N , we introduce one more modification to the CDKM adder, the CDKM
comparator. The comparator is similar to a subtractor, but replaces unmajority-and-sum blocks
with simple unmajority ([UMJ ]) blocks, which are the exact opposite of majority blocks:
ci ⊕ ai • ci
ai ⊕ bi • bi
ci+1 • • ai
Replacing a CDKM adder’s UMS blocks with UMJ blocks changes the output so that it returns
the original inputs and the carry bit only; the sum is not returned. We shall refer to this as the
comparator base block, [CMB].
A
CMB
A
B B
0 c
9In a subtractor, this will simply return A and −B, and the carry qubit will be high if there was
a carry from the subtraction:
A
CMB
A
B +1 −1 B
0 c
This carry will only be high if B is strictly greater than A; it will be 0 if B = A. Thus, we want
to know if B + 1 is strictly greater than A; if B < A, then B + 1 ≤ A and the carry qubit will be
low, while if B ≥ A, B + 1 > A and the bit is high. Thus, by adding one last +1 block, we obtain
the greater-equal form of the CDKM comparator:
A
CMB
A
B +1 +1 −1 B
0 c
1. Other Comparator Implementations
It is possible to implement a faster, but more complex, comparator by modifying a Thomsen-
Axelsen adder in a similar way to the modification of the CDKM adder, with the corresponding
performance increases; simply replace the block unmajority and sum with block unmajority, and
extract the maximum carry with a CNOT gate and an empty qubit.
F. Doubling Block [×2]
Our implementation of multiplication necessitates the ability to multiply the input n-bit numbers
by two. Recall that all of the registers are n + 1-bit; as we know that N is an n-bit number, A
cannot be more than n bits. Thus, a simple series of swaps can be used to multiply A by two. For
instance, in the case where n = 5,
0 ××××× a4
a4 × a3
a3 × a2
a2 × a1
a1 × a0
a0 × 0
It should be simple to see how this can be generalised to an n-bit implementation.
G. Controlled Doubling Block [×2C ]
The controlled doubling block can be constructed simply by attaching all swaps to the control.
10
IV. RESTRICTED MODULO BLOCK [%]
Consider a modulo operation a%N for the special case of 0 ≤ a < 2N . In this case, a single
controlled subtraction is necessary in order to calculate the result: if a ≥ N , subtract N from a;
otherwise, return a as it is. This case proves sufficient for constructing the modular exponentiation
block [40].
Using the ancillary qubit from a CDKM greater-equal comparator as the control bit in a controlled
CDKM subtractor gives the desired modulo schematic:
A
≥ −C
A%B
B B
0 • A ≥ B
The modulus operation requires a single ancillary qubit, which will contain the value of A ≥ B.
V. SPECIFIC MODULAR CALCULATION BLOCKS
A. Modular Addition [+%]
This modulo operation only works for cases when 0 ≤ A < 2N ; however, it will soon become
apparent that only this case is necessary to perform modular exponentiation. First, consider the
modular addition of two numbers A,B ∈ ZN . By the definition of ZN , 0 ≤ A,B < N . Thus,
0 ≤ A + B < 2N ; as such, the modulus part of the operation can be performed by the simple
modulo block above, giving the modular adder as
A
+
%
A+B%N
B B
N N
0 A+B ≥ N
However, this block leaves an ancillary qubit to contain A+B ≥ N . As demonstrated in [45], it
is possible to clear this bit, by using the fact that A+B%N < B if and only if A+B ≥ N . Thus if
we invert the ancilla when A+B%N < B, it is restored to zero. Recall now that our CMB block
will invert a qubit if the second input is greater than the first; as below, it does so if B > A+B%N ,
which is what is needed to clear the ancilla.
A
+
%
A+B%N
CMB
A+B%N
B B B B
N N
0 A+B ≥ N 0
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This gives us the modular addition block
A
+%
A+B%N
B B
N N
0 0
1. Controlled Modular Addition [+%C ]
Simply replace the addition block with a controlled addition block. When the control is off, the
addition block is disabled; as we know that A < N , the modular block will not do anything with
the addition block disabled.
B. Modular Doubling [×2%]
The other important operation to perform is a specific, simpler case of modular addition: the
modular multiplication of 0 ≤ A < N by 2. Similarly to the above, we know that 0 ≤ 2A < 2N ,
and the modulus can be taken by the simple modulo block. Thus, we can achieve the naive modular
doubling operation by means of the doubling block constructed earlier and the naive implementation
of the modular adder above:
A ×2
%
2A%N
N N
0 2A ≥ N
Unlike the above case, we cannot eliminate the ancillary bit through algebra. Specifying 2A%N
and N is not sufficient to find A even if we know A < N ; as one counterexample, N = 4 and
2A%N = 2 yields A ∈ {1, 3}, but no specific value. Thus, it is necessary in the most general case,
where the inputs are not known classically, to have an ancillary bit containing 2A ≥ N . In the case
that A and N are known classically, it is a simple matter to clear this bit; it will be shown later
that we will be able to do so.
1. Controlled Modular Doubling [×2%C ]
Simply replace the [×2] block with its controlled counterpart; as A < N the modulo gate will
not do anything once the multiplier is disabled.
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C. Modular Multiplication [×%]
Using the +% and ×2% blocks, we can construct a block that takes A,B,N , and returns A +
B%N, 2B%N,N , as well as two ancillary bits which will contain 0 and 2B ≥ N :
A
+%
A+B%N
B
×2%
2B%N
N N
0 0
0 2B ≥ N
Making the adder in the A + B%N block controlled allows this block to perform a controlled
addition of two numbers alongside the doubling:
A
+%
A+ xB%N
B
×2%
2B%N
N N
0 0
0 2B ≥ N
x • x
Consider lining up n of these blocks up, indexed 0 to n− 1, such that the kth block would have
the inputs and outputs
Sk
+%
Sk+1 = Sk + 2
kxA%N
2kA%N
×2%
2k+1A%N
N N
0 0
0 2
(
2kA%N
) ≥ N
xk • xk
where S0 = 0 and xk denotes the kth bit of an n-bit number X . While the adders can share an
ancillary bit, the doublers each require their own bit in the general case. If 2kA∀0 ≤ k ≤ n and N
are not known classically, this thus requires n + 1 qubits; if these values are known, the doublers
can share their ancillary bit as well, making only 2 qubits required.
Without the modulus operation, the resulting sum from all of these blocks is
n−1∑
k=0
2kAxk = A
n−1∑
k=0
2kxk = AX.
As addition and multiplication are well-defined modulo N , this is in the same congruence class
modulo N as the product with the modulus operations; thus, the chain of blocks defines the basic
13
modular multiplication block
0
×%B
AX%N
A 2n+1A%N
X X
N N
n∗+1 ancilla n∗+1 ancilla
where the mark n∗ is used to indicate the difference in ancilla required if 2kA and N are or are not
classically known. In the case where no values are known classically, the multipliation requires five
full registers; in the case where all 2kA and N are known classically, it requires only 2 ancillary
bits and four registers, but two of the registers are used to store classical values. Thus, to multiply
some quantum register X by a known classical value A modulo a classical value N requires 2n+ 4
qubit registers, all of which contain results after the operation finishes.
Note that with the basic block, an empty register is required at the outset, but no empty register
is provided at the close; this could pose an issue when laying blocks in succession. However, when
N is odd and A is coprime to N (both of can be assumed for Shor’s algorithm), a solution to this
issue presents itself. When A and N are both classically known, it is a simple matter to determine
A−1 modulo N classically prior to the algorithm; when A is not classically known, [46] details an
O
(
n2
)
implementation of the quantum extended Euclidean algorithm for coprime A and N , which
can likewise determine A−1.
We know thatN is odd (if N were even it would have a trivial factor of 2, making Shor’s algorithm
unnecessary), and thus 2n+1 has an inverse modulo N ; as both N and 2n+1 are classically knowable,
we can preconstruct a circuit to multiply by
(
2n+1
)
−1
mod N ; no information is lost, as multiplying
by 2n+1 reverses it.
We now construct the circuit
0
×%B
AX%N ×
×%B
0
A × (2n+1)−1%N
−1%
A−1%N 2n+1A−1%N
X X X × AX%N
N N N
After the last multiplication, the top register holds X ⊕A−1AX%N , which clearly cancels to 0 in
all cases. It is a simple matter of again multiplying by
(
2n+1
)
−1
then reversing the modular inverse
gate (which has the added benefit of clearing its ancilla) to yield the modular multiplication block
0
×%
0
A A
X AX%N
N N
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This block contains two basic modular multiplications which each use n∗ +1 ancillary bits, though
the +1 can be recycled, leaving 2n∗ uncleared ancilla. There are two modular multiplication blocks
and two modular inverse blocks, all with performance O
(
n2
)
, so this block also is O
(
n2
)
1. Controlled Modular Multiplication [×%C ]
There are multiple ways to construct a controlled multiplication block. The most obvious means
is to simply replace all of the adders with a controlled version. Alternately, adding an additional
register and two sets of n+ 1 Fredkin gates gives
1 × × 1
0
×%
0
A × × A
X AcX%N
N N
2n∗ ancilla 2n∗ ancilla
c • • c
This construction reduces the number of controls needed, which reduces the complexity of the overall
circuit. It even does not impact the number of ancillary bits; simply make the clearing of the bit
after each doubling be controlled by the control bit as well, and clear based on classically-known
values if the control states that the multiplication is being performed.
There is no clear advantage of one control implementation over another; the naive implemen-
tation requires more complex gates, and introduces a large number of controls, while the Fredkin
implementation requires an additional full register of n+ 1 qubits. In the modular exponentiation
case, we will omit the register needed for the Fredkin implementation.
2. Alternate Modular Multiplication Blocks
Markov and Saeedi[40] construct several multiplication blocks for specific values of A and/or
N , which offer significant advantages to the circuit above in exchange for loss of generality. They
also propose a distinct implementation of the modular multiplication block which uses a division-
with-remainder method, as opposed to the repeated-addition method proposed above. This requires
⌊log2 A⌋+n+1 ancillary bits, more than the circuit proposed above, but offers significant advantages
for some values of A and N , particularly when A2 < N .
VI. MODULAR EXPONENTIATION FOR SHOR’S ALGORITHM
In our implementation of Shor’s algorithm, we wish to take a non-classically determined value A
and raise it to a superposition of exponents modulo N , where N is an input parameter (and thus
classically known). We will do so by repeated multiplication by A2
k
%N for 0 ≤ k ≤ n, using n+1
modular multiplication blocks.
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The kth multiplication block is of the form
0
×%C
0
A2
k
A2
k
Pk Pk+1 = PkA
2kyk%N
N N
yk • yk
where P0 = 1. It is then necessary to square A
2k modulo N between multiplication blocks, as we
are working with A not classically known.
For this we will use a naive implementation requires an additional n+1-qubit register into which
A2
k
%N is copied using CNOT gates, followed by an additional modular multiplication, which thus
requiresa totoal of 3n + 2 qubits, one of which is recyclable prior to the end of the calculation.
More effective quantum circuits for modular square are not considered in this paper, and none were
readily found in literature; implementations of Shor’s algorithm for general N focus on classically
known A, as A can be easily determined classically in the typical case. Thus, our consideration of
this is largely to demonstrate the advantages of a partially-classical circuit over a purely quantum
one.
Modular exponentiation of classically unknown A thus requires five input registers and 3n2+n+1
ancillary qubits, for a total of 3n2 + 6n + 6 qubits. In the case where A is classically known, the
modular multiplication blocks do not have any unclearable ancillary bits, requiring a total of 1
ancillary bit each, and it is not necessary to perform a quantum modular square at all (A2
k
%N
can be found classically for all k), reducing the number of qubits needed to 5n+ 6 (one ancillary
bit and five registers).
VII. CONCLUSION
We construct an n-bit implementation of modular exponentiation Ax%N which only requires
that N be classically known, and the corresponding implementation where A and N are both
classically known. This circuit uses O
(
n3
)
gates, or equivalently O
(
(logN)3
)
gates; this concurs
with theoretical expectations of the period-finding routine. When A is classically known, the number
of ancillary qubits drops off and reduces to be comparable to other general-N implementations of
Shor’s algorithm. This requires a general case of 3n2 + 6n + 6 qubits, which can be reduced to
5n+ 6 in the event of a classically-known value of A (assuming that modifications can be made to
the circuit based on that classical value), clearly illustrating the advantages of classical control over
A. This O
(
(logN)
2
)
gate count is the best we have found for classically unknown A, while O (n)
is the minimum necessary to perform Shor’s Algorithm on general N . The circuit also operates in
O
(
n3
)
depth, as it is not parallellised.
There are numerous variations on the circuit, which offer various advantages and disadvantages.
Table I lists a comparison of our construction with other implementations of modular exponentia-
tion; in most cases, it offers situational advantages over other implementations: it has more effective
asymptotic behaviour in one area and worse in another. While [47] and [48] offer similar asymptotic
behaviour to our own circuit, the former is designed for ion-trap hardware and the latter requires
more non-asymptotic qubits.
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Implementation Depth Gates Qubits
[45] O
(
n
3
)
O
(
n
3 log n
)
O (n)
[49] O
(
n
2
)
O
(
n
3
)
O (n)
[50] O
(
log2 n
)
O
(
n
4
)
O
(
n
4
)
[51] O
(
n
2 log n
)
O
(
n
3
)
O
(
n
2
)
[52] O
(
n
2
)
O
(
n
3
)
O (n)
[44] O
(
n
2
)
O
(
n
3
)
O (n)
(two algorithms) O (n) O
(
n
2
)
O
(
n
1.2
)
[53] O
(
n
3
)
O
(
n
4
)
O (n)
[47] O
(
n
3
)
O
(
n
3
)
O (n)
[48] O
(
n
3
)
O
(
n
3
)
O (n)
Current Work O
(
n
3
)
O
(
n
3
)
O (n)
TABLE I. Asymptotic comparison of select Shor’s Algorithm implementations
The number of gates required is linear for a single adder and the derived blocks, quadratic for
multiplication, and cubic for exponentiation, which is in keeping with the general circuits discussed
in passing by [40] in comparison to their linear specific-case circuits.
There are two clear avenues for further work: first, developing a means to square a number
modulo N (a non-reversible operation by itself) on fewer than n + 1 ancillary qubits and in less
than O
(
n2
)
time should be possible, but no implementation was discovered as this paper was being
written; all reviewed implementations of Shor’s algorithm using repeated modular multiplication
focused on classically-known values of A. This is largely a matter of curiosity, to determine how a
quantum A might work, as A can be determined classically rather simply.
Further, we do not consider the impact of error correction on our circuit, instead focusing on
simply constructing the framework. An actual implementation would likely require error correction,
and thus it would be necessary to determine any consequences that an appropriate scheme might
have on the design and performance of the circuit.
While compiled circuits can use much smaller numbers of qubits, and are thus often more useful
for experimental tests, they lose out on generality. A general formulation gives a broader view of
the problem which the compiled circuits may overlook, and is necessary for any practical realisation
of the algorithm in the future. Our proposed general implementation of Shor’s algorithm provides
a blueprint for large-scale quantum photonic integrated circuit realizations.
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